We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Design Verification Engineer

Advanced Micro Devices, Inc.
$159,840.00/Yr.-$239,760.00/Yr.
United States, California, Santa Clara
2485 Augustine Drive (Show on map)
Oct 07, 2025


WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences - from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

Together, we advance your career.

THE ROLE:

Join AMD's Radeon Technology Group as a Design Verification Engineer contributing to the development of the Graphic Memory Controller (GMC)-a foundational IP used across AMD's SOCs for discrete graphics, data center GPUs, and game console APUs. This position offers the opportunity to work on advanced technologies in a collaborative environment focused on innovation and technical excellence.

THE PERSON:

We welcome applicants from all backgrounds who bring strong technical skills, a collaborative mindset, and a commitment to solving complex engineering challenges. Candidates with experience in computer architecture, ASIC design, and verification methodologies such as UVM and System Verilog are encouraged to apply. The successful candidate will be comfortable working in team environments, communicating effectively across disciplines, and approaching problems with a methodical and analytical mindset. A willingness to learn and adapt in a fast-evolving technical landscape is also important.

KEY RESPONSIBILITIES:

  • Collaborate with architects, hardware engineers, and firmware engineers to understand new features and define verification requirements
  • Develop comprehensive test plans that consider hardware, firmware, and software interactions
  • Estimate effort for test development and environment updates
  • Create directed and random verification tests
  • Debug test failures and work with design teams to resolve issues
  • Analyze functional and code coverage metrics and refine tests to meet coverage goals

PREFERRED EXPERIENCE:

  • Experience in block and subsystem-level ASIC verification
  • Skilled in debugging RTL code using simulation tools
  • Familiarity with UVM test benches and working in Linux and Windows environments Experience developing UVM-based verification frameworks and automating workflows in distributed compute environments
  • Proficiency in System Verilog, Verilog, C, and C++
  • Understanding of memory hierarchy concepts such as caches, virtual addressing, and DRAM
  • Experience collaborating across diverse teams or organizational structures

ACADEMIC CREDENTIALS:

  • Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, or a related field.

#LI-DP1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

Applied = 0

(web-759df7d4f5-mz8pj)